Talks

We regularly host talks in the RiSE seminar and VCLA talks series. The following table summarizes the latest talks in each series – for detailed information or previous talks, please follow the links to the respective websites.

Logo ARiSEVCLA Logo

John D. Barrow100 Years of UniversesFri, Jul 26 at 18:30Universität Wien, G…details
Juliet FloydIn and Out of Mind: Wittgenstein and Gödel, Post and Turing Thu, Jul 25 at 17:00Universität Wien, G…details
Alessio GizziMultiphysics modeling of nonlinear cardiac dynamics: Experiments, Theory and SimulationsThu, Jul 11 at 12:45Library 191-1 (Treit…details
Andrea CaliQuerying Web Data: A Computational PerspectiveMon, Jul 08 at 17:00Seminar Room Gödel,…details
Andreas Pieris Counting Database Repairs under Primary Keys RevisitedMon, Jul 08 at 16:00Seminar Room Gödel,…details
Peter StuckeyThe Multi-Agent Path Finding ProblemMon, Jul 01 at 15:00Seminarraum FAV 01 B…details
Olivia Erdélyi Why Bother With Regulation and Ethics? We Just Develop the Technology...Tue, Jun 25 at 13:00Seminar Room Gödel,…details
RiSE seminarMateus de Oliveira OliveiraSome Width Measures for ProofsMon, Jun 24 at 16:00TU Wien, Favoritens…details
Mateus de Oliveira Oliveira Some Width Measures for ProofsMon, Jun 24 at 16:00FAV Hörsaal 2 (room…details
Daniel Le BerreRecursive Explore and Check Abstraction Refinement (RECAR)Tue, Jun 18 at 14:00Library of the Algor…details
Anne Schreuder Automatic Synthesis of Polynomial Probabilistic Invariants via Geometric PersistenceMon, Jun 17 at 10:00FORSYTE/RiSE seminar…details
RiSE seminarAnne SchreuderAutomatic Synthesis of Polynomial Probabilistic Invariants via Geometric PersistenceMon, Jun 17 at 10:00TU Wien, Favoritens…details
RiSE seminarAleksandar NanevskiType and Proof Structures for Concurrent Software VerificationThu, Aug 16 at 17:00TU Wien, Favoritens…details
RiSE seminarJoost-Pieter KatoenBayes meets Dijkstra -- Exact Inference by Program VerificationWed, Jun 06 at 17:00TU Wien, Seminarraum…details
RiSE seminarWarren HuntIndustrial Hardware and Software Verification with ACL2Wed, May 30 at 17:00TU Wien, Seminarraum…details
RiSE seminarJoel OuaknineProgram InvariantsTue, May 29 at 15:45IST, Mondi Seminar R…details
RiSE seminarAlexey Bakhirkin Towards Fast Parametric Identification for STLWed, May 23 at 17:00IST Austria, Mondi 2details
RiSE seminarStefan SchmidPolynomial-Time What-If Analysis for Communication Networks: An Automata-Theoretic ApproachWed, May 09 at 17:00IST, Mondi 2details
RiSE seminarStefan RatschanCounter-example Guided Inductive Synthesis in the Continuous WorldTue, May 08 at 15:00IST Austria, Mondi 2details
RiSE seminarOded PadonDeductive verification of distributed protocols in first-order logicWed, Apr 18 at 17:00IST Austria, Mondi 2details

Latest News

Helmut Veith Stipend

The first recipient of the Helmut Veith Stipend for excellent female master’s students in computer science will be presented on March 14 at the following event: "More female students in computer science. Who cares?" Panel discussion with renowned scientists about diversity in STEM Studies March 14, 5:30pm, TU Wien The Helmut Veith Stipend is dedicated […]

Continue reading

WAIT 2016 in Vienna

The third WAIT workshop on induction is held between 17-18 November at the TU Wien. Details are available on the workshop page.

Continue reading

Two papers at POPL’17

Two papers co-authored by researchers from our group have been accepted for POPL’17: “Coming to Terms with Quantified Reasoning” by Simon Robillard, Andrei Voronkov, and Laura Kovacs; and “A Short Counterexample Property for Safety and Liveness Verification of Fault-tolerant Distributed Algorithms” by Igor Konnov, Marijana Lazic, Helmut Veith, and Josef Widder

Continue reading

Helmut Veith Stipend

Outstanding female students in the field of computer science who pursue (or plan to pursue) one of the master‘s programs in Computer Science at TU Wien taught in English are invited to apply for the Helmut Veith Stipend

Continue reading

LogicLounge in memoriam Helmut Veith

Will robots take away your job? In memory of Helmut Veith, this year’s Conference on Computer Aided Verification (CAV), which takes place in Toronto, will feature a LogicLounge on the effect of automation and artificial intelligence on our jobs.

Continue reading

Full news archive