Laura Kovács

Laura Kovacs

Address:
Laura Kovács
Technische Universität Wien
Institut für Logic and Computation 192/4
Favoritenstraße 9–11
1040 Wien
Austria

Room: HG 03 15 (how to get there)
Phone: +43 (1) 58801 – 184 30
Email: lkovacs@forsyte.at
Web: http://forsyte.at/~kovacs/

I am a full professor in computer science at the TU Wien, leading the automated program reasoning (APRe) group of the Formal Methods in Systems Engineering Division.

My research focuses on the design and development of new theories, technologies, and tools for program analysis, with a particular focus on automated assertion generation, symbolic summation, computer algebra, and automated theorem proving. I am the co-developer of the Vampire theorem prover and a Wallenberg Academy Fellow of Sweden. My work has been also awarded with ERC Starting Grant 2014, an ERC Proof of Concept Grant 2018 and an ERC Consolidator Grant 2020.

  • Curriculum Vitae and Publications: Download CV and publication list.
  • Possible topics for master/bachelor thesis:
    • deductive verification (using e.g. Hoare logic, weakest preconditions);
    • automating the generation of program assertions, such as loop invariants and ranking functions;
    • static analysis of deterministic and probabilistic programs;
    • first-order theorem proving in support of software verification;
    • safety and relational verification.

Please visit my personal web-page at lkovacs.com for further and up-to-date details. 

Latest News

Opening of Vienna Center for Logic and Algorithms (VCLA) on Jan 25

The Vienna Center for Logic and Algorithms is an initiative of the Faculty of Informatics and funded by a three-year competitive grant of Vienna University of Technology. Embedded into the primary research area Computational Intelligence and the funding priority Computational Logic of the Faculty, the center is promoting international scientific collaboration in logic and algorithms. […]

Continue reading

Winter School on Verification

The Austrian Society for Rigorous Systems Engineering (ARiSE) and the Vienna Center for Logic and Algorithms (VCLA) are organizing a joint winter school on verification at Vienna University of Technology from 6-10 February 2012. Apart from ARiSE/VCLA students, the school will be open to outside students. Details are available from the VCLA website.

Continue reading

CfP: Workshop on Exploiting Concurrency Efficiently and Correctly (EC^2 2010)

The annual Workshop on Exploiting Concurrency Efficiently and Correctly (EC2) is a forum that brings together researchers working on formal methods for concurrency, and those working on advanced parallel applications. Its goal is to stimulate incubation of ideas leading to future concurrent system design an verification tools that are essential in the multi-core era.

Continue reading

Full news archive