Jens Katelaan

Ph.D. student

I have been a PhD student in the Formal Methods in Systems Engineering group since October 2015. I began my studies under the supervision of Helmut Veith. My current supervisors are Georg Weissenbacher and Florian Zuleger. I am also associated with the LogiCS program (Doktoratskolleg). Before coming to Vienna, I obtained BSc and MSc degrees in computer science at RWTH Aachen University.

My research focus is on the static analysis and formal verification of software. I am particularly interested in logic-based approaches to the (semi-)automatic verification of software with dynamic data structures and/or concurrency.

Address:
Jens Katelaan
Technische Universität Wien
Institut für Logic and Computation 192/4
Favoritenstraße 9–11
1040 Wien
Austria

Room: HA 03 07 (how to get there)
Phone: +43 (1) 58801 – 184 833
Email: ta.etysrofnull@naaletakj
Web: http://forsyte.at/~katelaan/

scaled

Latest News

Helmut Veith Stipend 2017

Outstanding female students in the field of computer science who pursue (or plan to pursue) one of the master‘s programs in Computer Science at TU Wien taught in English are invited to apply for the Helmut Veith Stipend

Continue reading

Helmut Veith Stipend

The first recipient of the Helmut Veith Stipend for excellent female master’s students in computer science will be presented on March 14 at the following event: "More female students in computer science. Who cares?" Panel discussion with renowned scientists about diversity in STEM Studies March 14, 5:30pm, TU Wien The Helmut Veith Stipend is dedicated […]

Continue reading

Full news archive