Pavel Čadek

(Pronunciation of my name in German: Pawel Tschadek)


Project assistant


Pavel Čadek
Technische Universität Wien
Institut für Logic and Computation 192/4
Favoritenstraße 9–11
1040 Wien

Room: HE 03 14 (how to get there)
Phone: +43 (1) 58801 – 740 030



I have studied theoretical informatics at Faculty of Informatics, Masaryk University in Brno, Czech Republic and graduated with my master degree in June 2015. I work at Forsyte since October 2015 under the supervision of Florian Zuleger. My work is mainly concerning loop bounds.

Besides informatics, I have studied cello playing in Brno conservatory. Music is now my biggest hobby. Here is a link to my former band.


[2] Tighter Loop Bound Analysis (Technical report)
Pavel Cadek, Jan Strejcek, Marek Trtík
CoRR, volume abs/1605.03636, 2016.
[bibtex] [pdf]
[1] Tighter Loop Bound Analysis
Pavel Cadek, Jan Strejcek, Marek Trtík
Automated Technology for Verification and Analysis - 14th International Symposium, ATVA 2016, Chiba, Japan, October 17-20, 2016, Proceedings, pages 512–527, 2016.
[bibtex] [pdf]

Latest News

Winter School on Verification

The Austrian Society for Rigorous Systems Engineering (ARiSE) and the Vienna Center for Logic and Algorithms (VCLA) are organizing a joint winter school on verification at Vienna University of Technology from 6-10 February 2012. Apart from ARiSE/VCLA students, the school will be open to outside students. Details are available from the VCLA website.

Continue reading

CfP: Workshop on Exploiting Concurrency Efficiently and Correctly (EC^2 2010)

The annual Workshop on Exploiting Concurrency Efficiently and Correctly (EC2) is a forum that brings together researchers working on formal methods for concurrency, and those working on advanced parallel applications. Its goal is to stimulate incubation of ideas leading to future concurrent system design an verification tools that are essential in the multi-core era.

Continue reading

Full news archive