Verifolio is a portfolio software verification tool.

Given a verification task and a verification property, it tries to predict the best tool from a predefined set of black-box verification tools. Our portfolio is based on high-level software metrics, variable roles and loop patterns. We have evaluated Verifolio on data from the International Competition on Software Verification (SV-COMP), where our portfolio outperforms any of the participating standalone verifiers.

NEW: Students interested in formal methods and machine learning should check related master’s thesis and semester project topics.



Verifolio v0.1 – VirtualBox virtual machine (.ova) Download (5.6 GB)
SHA1: 0112030b31d8cee2e47cb35fb69b34bcc3f77db0

Username/password for the VM: vagrant / vagrant


[5] Empirical software metrics for benchmarking of verification tools
Yulia Demyanova, Thomas Pani, Helmut Veith, Florian Zuleger
Formal Methods in System Design, volume 50, number 2-3, pages 289-316, 2017.
[bibtex] [pdf] [doi]
[4] Empirical Software Metrics for Benchmarking of Verification Tools
Yulia Demyanova, Thomas Pani, Helmut Veith, Florian Zuleger
Computer Aided Verification - 27th International Conference, CAV 2015, San Francisco, CA, USA, July 18-24, 2015, Proceedings, Part I, pages 561-579, July 2015.
[bibtex] [pdf] [doi]
[3] Loop Patterns in C Programs
Thomas Pani, Helmut Veith, Florian Zuleger
ECEASST, volume 72, 2015.
[bibtex] [pdf] [doi]
[2]Loop Patterns in C Programs
Thomas Pani
January 2014, Master's thesis, Vienna University of Technology.
[1] On the Concept of Variable Roles and its Use in Software Analysis
Yulia Demyanova, Helmut Veith, Florian Zuleger
FMCAD, pages 226-229, 2013.
[bibtex] [pdf]

Latest News

FORSYTE organizes CAV 2018

The FORSYTE group is co-organizing the 30th International Conference on Computer Aided Verification (CAV), which will take place in Oxford from July 14-17, 2018, as part of the Federated Logic Conference (FLoC). CAV is the leading conference on theory and practice of computer-aided formal verification for hardware and software systems. The paper submission deadline is […]

Continue reading

FMSD Special Issue in Memoriam Helmut Veith

In memory of Helmut Veith, the founder of the FORSYTE research group, the current issue of the Journal on Formal Methods in System Design is a Special Issue in Memoriam Helmut Veith. Helmut unexpectedly passed away in March 2016; he was a brilliant researcher, inspiring collaborator, passionate mentor, generous friend, and valued member of the […]

Continue reading

Helmut Veith Stipend 2017: Deadline Extension (November 30)

The application deadline for the Helmut Veith Stipend 2017 has been extended to November 30. The stipend is dedicated to the memory of an outstanding computer scientist who worked in the fields of logic in computer science, computer-aided verification, software engineering, and computer security. We encourage all female master’s students attending (or planning to attend) […]

Continue reading

Helmut Veith Stipend 2017

Outstanding female students in the field of computer science who pursue (or plan to pursue) one of the master‘s programs in Computer Science at TU Wien taught in English are invited to apply for the Helmut Veith Stipend

Continue reading

Full news archive